512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
AUTO REFRESH Operation
AUTO REFRESH Operation
The AUTO REFRESH command is used during normal operation of the device to refresh
the contents of the array. This command is nonpersistent, so it must be issued each
time a refresh is required. All active banks must be precharged prior to issuing an AUTO
REFRESH command. The AUTO REFRESH command should not be issued until the
minimum t RP is met following the PRECHARGE command. Addressing is generated by
the internal refresh controller. This makes the address bits “Don’t Care” during an AU-
TO REFRESH command.
After the AUTO REFRESH command is initiated, it must not be interrupted by any exe-
cutable command until t RFC has been met. During t RFC time, COMMAND INHIBIT or
NOP commands must be issued on each positive edge of the clock. The SDRAM re-
quires that every row be refreshed each t REF period. Providing a distributed AUTO RE-
FRESH command—calculated by dividing the refresh period ( t REF) by the number of
rows to be refreshed—meets the timing requirement and ensures that each row is re-
freshed. Alternatively, to satisfy the refresh requirement a burst refresh can be employed
after every t REF period by issuing consecutive AUTO REFRESH commands for the num-
ber of rows to be refreshed at the minimum cycle rate ( t RFC).
PDF: 09005aef8459c827
512mb_mobile_sdram_y67m_at.pdf – Rev. B 3/11 EN
76
Micron Technology, Inc. reserves the right to change products or specifications without notice.
? 2011 Micron Technology, Inc. All rights reserved.
相关PDF资料
MT48H8M16LFB4-75 IT:K TR IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1 MOTOR BRUSHED DC 8V 4714RPM
N01L63W2AB25I IC SRAM ASYNC 1MBIT ULP 48-BGA
N01L63W3AB25I IC SRAM 1MBIT 3V LP 48-BGA
相关代理商/技术参数